




MS-17F6

Ver:10 Intel Comet Lake Mobile





VCCST_PWRGD (Level Shifter 3.3V to 1.05V)



i5-10300H

i5-10300H

A0C-1030005-I06

X_I5 QUAD CORE

i7-10750H

i7-10750H

A0D-1075005-I06

X_I7 6 core

i5-10200H

i5-10200H

A0C-1020005-I06

X_I5 QUAD core


Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	1 = (Default) Normal Operation; No stall 0 = Stall
PCI Express * Static X16 Lane Numbering Reversal	
CFG2	1 = Normal operation 0 = Lane numbers reversed.
eDP Enable	
CFG4	1 = Disabled 0 = Enabled
PCI Express* Bifurcation	
CFG[6:5]	00 = 1 x8, 2 x4 PCI Express* 01 = reserved 10 = 2 x8 PCI Express* 11 = 1 x16 PCI Express*
PEG DEFER TRAINING	
CFG7	1: (default) PEG Train immediately following RESET# de assertion. 0: PEG Wait for BIOS for training

msi MICRO-STAR INT'L CO.,LTD.

Title **Comet lake(HOST)**



Size **MS-17F6** Rev **10**


Date: Friday, December 25, 2020 Sheet 2 of 61







DDI 2
HDMI

OUT_D0==>IN_D2
OUT_D1==>IN_D1
OUT_D2==>IN_D0








SODIMM_A0 (TOP-Reverse)




SODIMM_B0 (TOP-Standard)



GPU PCI EXPRESS




PEX_DVDD	1uF X7R	4.7uF X6S	10uF X6S	22uF X6S
N20P	4	2	2	1
N18P	4	2	2	1



PEX_HVDD	1uF X7R	4.7uF X6S	10uF X6S	22uF X6S
N20P	3	2	2	1
N18P	3	2	2	1






PEX_PLL_HVDD	1uF X6S
N20P	1
N18P	1








PEX_CVDD_SENSE AU29 PEX_DVDD_SENSE 1 TPJNC1016






PEX_TERM AW29 PEX_TERM R1216 2.49KR1%0402 GND








DGPU_GDDR6 FrameBuffer A0








DGPU_GDDR6 FrameBuffer A1




DGPU_GDDR6 FrameBuffer B0



DGPU_GDDR6 FrameBuffer B1



GPU NVVDD, FBVDDQ



G1000D
GPU
BGA1358
COMMON



G1000E
GPU





GND

NVVD	1uF X7R	10uF X6S	22uF X6S	47uF X6S
N20P	13	34	15	4
N18P	13	34	15	




GPU DECOUPLING

Design Guide: (P46)
NVVD : 37 x 1uF (0402 X6S)
2 x 4.7uF (0603 X6S)
12 x 10uF (0603 X6S)
4 x 47uF (0805)
Co-Layout : 3X330uF (7343)
0R
3 x 1uF
3 x 4.7uF
16 x 47uF

FBVDDQ	1uF X7R	10uF X6S	22uF X6S
N20P	12	6	5
N18P	12	6	5




DACA,Display IF




DGPU XTAL

Under GPU



ROM MULTI-LEVEL STRAPS



N18P-G61-A (MAX-P)

G1_N18P

OB3-16R5001-N08

X_N18P-G61-A (QS)

GN20-P0 (Max-Q)

G1000_GN20

OB3-14C5001-N08


X_GN20-P0 P QS1)

GN20-P1 (Max-Q)

G1_GN20-P1

OB3-15R1001-N08

X_GN20-P1




STRAP 5	STRAP 4	STRAP 3	
L	L	L	Optimus
L	L	H	Discrete
H	L	H	Discrete with Gsync


STRAP 2	STRAP 1	STRAP 0	N18P-G61-A	GN20-P1/P0
L	L	L	0x0 Samsung K4Z80325BC-HC14	Samsung K4Z80325BC-HC14
L	L	H	0x1 Microm MT61K256M32JE-14:A	Microm MT61K256M32JE-14:A
L	H	L	0x2	Hynix H56C8H24AIR-S2C

FS_OVERT# Function				
ROM_SO	ROM_SI	ROM_SCLK	N18P-G61-A	GN20-P1/P0
L	L	L	ENABLED	DISABLED
L	L	H	DISABLED	ENABLED
L	H	L	Invalid Do not configure	
L	H	H		
H	H	H		
H	H	M	Invalid Do not configure	
H	H	M		


DGPU GPIO, I2C






GPIO



Pin Name	GB5-128function	GB5B-128function	Recommended Default Pull-up or Pull-down
GPIO0	NVDD_PWM_VID	NVDD_PWM_VID	0 to 1V8 PWM output (No Pull Up or Down)
GPIO1	GC6_FB_EN	GC6_FB_EN	10K pull-down
GPIO2	GC6_GPU_EVENT	UNUSED	GB5-128 10K pull-up to 1V8_AON
GPIO3	UNUSED	DISP_MUX_CNTL	GB5-128 NC
GPIO4	GC6_1V8_MAIN_EN	GC6_NVVDD_EN	10K pull-up to 1V8_AON
GPIO5	FRAME_LOCK	FRAME_LOCK	10K pull-up to 1V8_AON
GPIO6	NVVDD_PSI*	NVVDD_PSI*	100K pull-down
GPIO7	LCD_BL_PWM	LCD_BL_PWM	100K pull-down
GPIO8	MEM_VDD_CTL	MEM_VDD_CTL	pull-up/pull-down to set the FBVDD/Q power-on voltage
GPIO9	THERM_ALERT*	THERM_ALERT*	10K pull-up to 1V8_AON
GPIO10	MEM_VREF_CTL	MEM_VREF_CTL	100K pull-down
GPIO11	LCD_VCC	LCD_VCC	100K pull-down
GPIO12	PWR_LEVEL	PWR_LEVEL	10K pull-up to 1V8_AON
GPIO13	UNUSED	IGPU_BL_EN	GB5-128 NC
GPIO14	HPD_IFPA*	HPD_IFPA*	10K pull-up to 1V8_AON
GPIO15	HPD_IFPB*	HPD_IFPB*	10K pull-up to 1V8_AON
GPIO16	UNUSED	DISP_MUX_PWN_CNTL	GB5-128 NC
GPIO17	HPD_IFPD*	HPD_IFPD*	10K pull-up to 1V8_AON
GPIO18	HPD_IFPE*	HPD_IFPE*	10K pull-up to 1V8_AON
GPIO19	UNUSED	3D VISION/STEREO	GB5-128 NC
GPIO20	GC6_NB_GC6	UNUSED	GB5-128 10K pull-down(Reserve)
GPIO21	LCD_BLEN	LCD_BLEN	100K pull-down
GPIO22	ADC_MUX_SEL	ADC_MUX_SEL	2.2K pull-up to 1V8_AON
GPIO23	RESERVED	UNUSED	GB5-128 NC
GPIO24	UNUSED	HPD_IFPE*	GB5-128 NC
GPIO25	FBVDD_PSI*	FBVDD_PSI*	GB5-128 10K pull-up to 1V8_AON
GPIO26	FP_FUSE	ROM_WP*	FP_FUSE 10K pull-down
GPIO27	HPD_IFPC*	HPD_IFPC*	ROM_WP* 10K pull-down
GPIO28	N/A	MSVDD_PWM_VID	0 to 1V8 PWM output (No Pull Up or Down)
GPIO29	N/A	MSVDD_PSI	0 to 1V8 PWM output (No Pull Up or Down)
GPIO30	N/A	RESERVED	GB5-128 NC
GPIO31	N/A	UNUSED	GB5-128 NC
GPIO32	N/A	UNUSED	GB5-128 NC
GPIO33	N/A	UNUSED	GB5-128 NC
GPIO34	N/A	UNUSED	GB5-128 NC
GPIO35	N/A	UNUSED	GB5-128 NC



GPIO26	
N20P	GPIO26_ROM_WP#
N18P	GPIO26_FP_FUSE_EN



nVIDIA Power Sequence Control

N20P Power On = 1V8_AON -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD


N18P Power On = 1V8_AON -> 1V8_MAIN -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD

N20P Power Down = PEX_VDD -> NVVDD -> FBVDDQ -> 1V8_AON


N18P Power Down = PEX_VDD -> NVVDD -> FBVDDQ -> 1V8_MAIN -> 1V8_AON

Discharge


1V8_AON





1V8_AON POWER GOOD




1V8_MAIN POWER GOOD




1V8_MAIN




NVVDD




PEX_VDD




FBVDDQ



DGPU POWER GOOD




Power Sequence Control




POWER UP Sequence

Power On = 1V8_AON -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD




POWER Down Sequence


Power Down = PEX_VDD -> NVVDD -> FBVDDQ -> 1V8_AON



GC6 3.0 ENTRY SEQUENCE




GC6 3.0 EXIT SEQUENCE




POWER UP Sequence

1V8_AON -> 1V8_MAIN->NV3V3 -> NVVDD -> NVVDDS / PEX_VDD -> FBVDDQ




POWER Down Sequence


NVVDDS/PEX_VDD/FBVDDQ ->NVVDD/NV3V3->1V8_MAIN> 1V8_AON



GC6 2.1 ENTRY SEQUENCE



GC6 2.1 EXIT SEQUENCE




GC6 2.1 TIMING

	Min	Max	Unit	Description
T0	0.001	N/A	mS	GPU EVENT# assertion
T1	0.04	4	mS	3V3 MAIN_EN assertion to all power rails up and stable

- NOTES:
1. ALL RailPGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot ge guaranteed in regulation this state should equal to 0.
 2. During GC6 exit, the order of power rail ramp-up must follow the Power up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
 3. All delays should be minimized to increase time spent in GC6 for maximum power saving.
 4. The entire entry and exit sequence must complete within 200 ms.

HM370 (RTC/PCIE_Clock/Clock/RSVD)



Functional Strap Definitions

DDPB_CTRLDATA / GPP_I6

This signal has a weak internal pull-down.
0 = Port B is not detected. (Default)
1 = Port B is detected.

DDPC_CTRLDATA / GPP_I8





This signal has a weak internal pull-down.
0 = Port B is not detected. (Default)
1 = Port B is detected.

DDPD_CTRLDATA / GPP_I10


This signal has a weak internal pull-down.
0 = Port B is not detected. (Default)
1 = Port B is detected.

GPP_F23

This signal has a weak internal pull-down.
0 = Port F is not detected. (Default)
1 = Port F is detected.



	GPP_K10
N18P_GPU	PULL HIGH
GN20_GPU	PULL LOW




High Speed I/O Ports				
	HM370		Device	
1	USB3.1 Gen 1		NC	
2	USB3.1 Gen 1		NC	
3	N/A		NC	
4	N/A		NC	
5	INTEL LAN Only		NC	
6	N/A		NC	
7	N/A		NC	
8	N/A		NC	
9	PCIE/LAN	PICE Configurable M.2	M.2 SSD-1	
10	PCIE			
11	PCIE/SATA0A			
12	PCIE/LAN/SATA1A			
13	PCIE/LAN/SATA0B			
14	PCIE/SATA1B			LAN
15	PCIE			NC
16	PCIE			NC
17	PCIE/SATA4		HDD	
18	PCIE/SATA5		NC	
19	PCIE		NC	
20	PCIE		NC	
21	PCIE			
22	PCIE			
23	PCIE			
24	PCIE		NC	

PCIE 9-12 (M2)

Pin 1: +3V3BUS
Pin 2: R377 100K0402
Pin 3: GPU_ID
Pin 4: R376 100K0402
Pin 5: GND


Pin 6: ALN2
Pin 7: CL_CLK
Pin 8: CL_DATA
Pin 9: CL_RST#
Pin 10: GPB_K8
Pin 11: GPB_K9
Pin 12: GPB_K10
Pin 13: GPB_K11
Pin 14: GPB_K12
Pin 15: GPB_K13
Pin 16: GPB_K14
Pin 17: GPB_K15
Pin 18: GPB_K16
Pin 19: GPB_K17
Pin 20: GPB_K18
Pin 21: GPB_K19
Pin 22: GPB_K20
Pin 23: GPB_K21
Pin 24: GPB_K22
Pin 25: GPB_K23
Pin 26: GPB_K24
Pin 27: GPB_K25
Pin 28: GPB_K26
Pin 29: GPB_K27
Pin 30: GPB_K28
Pin 31: GPB_K29
Pin 32: GPB_K30
Pin 33: GPB_K31
Pin 34: GPB_K32
Pin 35: GPB_K33
Pin 36: GPB_K34
Pin 37: GPB_K35
Pin 38: GPB_K36
Pin 39: GPB_K37
Pin 40: GPB_K38
Pin 41: GPB_K39
Pin 42: GPB_K40
Pin 43: GPB_K41
Pin 44: GPB_K42
Pin 45: GPB_K43
Pin 46: GPB_K44
Pin 47: GPB_K45
Pin 48: GPB_K46
Pin 49: GPB_K47
Pin 50: GPB_K48
Pin 51: GPB_K49
Pin 52: GPB_K50
Pin 53: GPB_K51
Pin 54: GPB_K52
Pin 55: GPB_K53
Pin 56: GPB_K54
Pin 57: GPB_K55
Pin 58: GPB_K56
Pin 59: GPB_K57
Pin 60: GPB_K58
Pin 61: GPB_K59
Pin 62: GPB_K60
Pin 63: GPB_K61
Pin 64: GPB_K62
Pin 65: GPB_K63
Pin 66: GPB_K64
Pin 67: GPB_K65
Pin 68: GPB_K66
Pin 69: GPB_K67
Pin 70: GPB_K68
Pin 71: GPB_K69
Pin 72: GPB_K70
Pin 73: GPB_K71
Pin 74: GPB_K72
Pin 75: GPB_K73
Pin 76: GPB_K74
Pin 77: GPB_K75
Pin 78: GPB_K76
Pin 79: GPB_K77
Pin 80: GPB_K78
Pin 81: GPB_K79
Pin 82: GPB_K80
Pin 83: GPB_K81
Pin 84: GPB_K82
Pin 85: GPB_K83
Pin 86: GPB_K84
Pin 87: GPB_K85
Pin 88: GPB_K86
Pin 89: GPB_K87
Pin 90: GPB_K88
Pin 91: GPB_K89
Pin 92: GPB_K90
Pin 93: GPB_K91
Pin 94: GPB_K92
Pin 95: GPB_K93
Pin 96: GPB_K94
Pin 97: GPB_K95
Pin 98: GPB_K96
Pin 99: GPB_K97
Pin 100: GPB_K98
Pin 101: GPB_K99
Pin 102: GPB_K100
Pin 103: GPB_K101
Pin 104: GPB_K102
Pin 105: GPB_K103
Pin 106: GPB_K104
Pin 107: GPB_K105
Pin 108: GPB_K106
Pin 109: GPB_K107
Pin 110: GPB_K108
Pin 111: GPB_K109
Pin 112: GPB_K110
Pin 113: GPB_K111
Pin 114: GPB_K112
Pin 115: GPB_K113
Pin 116: GPB_K114
Pin 117: GPB_K115
Pin 118: GPB_K116
Pin 119: GPB_K117
Pin 120: GPB_K118
Pin 121: GPB_K119
Pin 122: GPB_K120
Pin 123: GPB_K121
Pin 124: GPB_K122
Pin 125: GPB_K123
Pin 126: GPB_K124
Pin 127: GPB_K125
Pin 128: GPB_K126
Pin 129: GPB_K127
Pin 130: GPB_K128
Pin 131: GPB_K129
Pin 132: GPB_K130
Pin 133: GPB_K131
Pin 134: GPB_K132
Pin 135: GPB_K133
Pin 136: GPB_K134
Pin 137: GPB_K135
Pin 138: GPB_K136
Pin 139: GPB_K137
Pin 140: GPB_K138
Pin 141: GPB_K139
Pin 142: GPB_K140
Pin 143: GPB_K141
Pin 144: GPB_K142
Pin 145: GPB_K143
Pin 146: GPB_K144
Pin 147: GPB_K145
Pin 148: GPB_K146
Pin 149: GPB_K147
Pin 150: GPB_K148
Pin 151: GPB_K149
Pin 152: GPB_K150
Pin 153: GPB_K151
Pin 154: GPB_K152
Pin 155: GPB_K153
Pin 156: GPB_K154
Pin 157: GPB_K155
Pin 158: GPB_K156
Pin 159: GPB_K157
Pin 160: GPB_K158
Pin 161: GPB_K159
Pin 162: GPB_K160
Pin 163: GPB_K161
Pin 164: GPB_K162
Pin 165: GPB_K163
Pin 166: GPB_K164
Pin 167: GPB_K165
Pin 168: GPB_K166
Pin 169: GPB_K167
Pin 170: GPB_K168
Pin 171: GPB_K169
Pin 172: GPB_K170
Pin 173: GPB_K171
Pin 174: GPB_K172
Pin 175: GPB_K173
Pin 176: GPB_K174
Pin 177: GPB_K175
Pin 178: GPB_K176
Pin 179: GPB_K177
Pin 180: GPB_K178
Pin 181: GPB_K179
Pin 182: GPB_K180
Pin 183: GPB_K181
Pin 184: GPB_K182
Pin 185: GPB_K183
Pin 186: GPB_K184
Pin 187: GPB_K185
Pin 188: GPB_K186
Pin 189: GPB_K187
Pin 190: GPB_K188
Pin 191: GPB_K189
Pin 192: GPB_K190
Pin 193: GPB_K191
Pin 194: GPB_K192
Pin 195: GPB_K193
Pin 196: GPB_K194
Pin 197: GPB_K195
Pin 198: GPB_K196
Pin 199: GPB_K197
Pin 200: GPB_K198
Pin 201: GPB_K199
Pin 202: GPB_K200
Pin 203: GPB_K201
Pin 204: GPB_K202
Pin 205: GPB_K203
Pin 206: GPB_K204
Pin 207: GPB_K205
Pin 208: GPB_K206
Pin 209: GPB_K207
Pin 210: GPB_K208
Pin 211: GPB_K209
Pin 212: GPB_K210
Pin 213: GPB_K211
Pin 214: GPB_K212
Pin 215: GPB_K213
Pin 216: GPB_K214
Pin 217: GPB_K215
Pin 218: GPB_K216
Pin 219: GPB_K217
Pin 220: GPB_K218
Pin 221: GPB_K219
Pin 222: GPB_K220
Pin 223: GPB_K221
Pin 224: GPB_K222
Pin 225: GPB_K223
Pin 226: GPB_K224
Pin 227: GPB_K225
Pin 228: GPB_K226
Pin 229: GPB_K227
Pin 230: GPB_K228
Pin 231: GPB_K229
Pin 232: GPB_K230
Pin 233: GPB_K231
Pin 234: GPB_K232
Pin 235: GPB_K233
Pin 236: GPB_K234
Pin 237: GPB_K235
Pin 238: GPB_K236
Pin 239: GPB_K237
Pin 240: GPB_K238
Pin 241: GPB_K239
Pin 242: GPB_K240
Pin 243: GPB_K241
Pin 244: GPB_K242
Pin 245: GPB_K243
Pin 246: GPB_K244
Pin 247: GPB_K245
Pin 248: GPB_K246
Pin 249: GPB_K247
Pin 250: GPB_K248
Pin 251: GPB_K249
Pin 252: GPB_K250
Pin 253: GPB_K251
Pin 254: GPB_K252
Pin 255: GPB_K253
Pin 256: GPB_K254
Pin 257: GPB_K255
Pin 258: GPB_K256
Pin 259: GPB_K257
Pin 260: GPB_K258
Pin 261: GPB_K259
Pin 262: GPB_K260
Pin 263: GPB_K261
Pin 264: GPB_K262
Pin 265: GPB_K263
Pin 266: GPB_K264
Pin 267: GPB_K265
Pin 268: GPB_K266
Pin 269: GPB_K267
Pin 270: GPB_K268
Pin 271: GPB_K269
Pin 272: GPB_K270
Pin 273: GPB_K271
Pin 274: GPB_K272
Pin 275: GPB_K273
Pin 276: GPB_K274
Pin 277: GPB_K275
Pin 278: GPB_K276
Pin 279: GPB_K277
Pin 280: GPB_K278
Pin 281: GPB_K279
Pin 282: GPB_K280
Pin 283: GPB_K281
Pin 284: GPB_K282
Pin 285: GPB_K283
Pin 286: GPB_K284
Pin 287: GPB_K285
Pin 288: GPB_K286
Pin 289: GPB_K287
Pin 290: GPB_K288
Pin 291: GPB_K289
Pin 292: GPB_K290
Pin 293: GPB_K291
Pin 294: GPB_K292
Pin 295




GPP_J4 / CNV_BRI_DT
This signal has a weak internal pull-down.
An external pull-up is required on this strap since 38.4MHz XTAL is not supported on the PCH.
0 = 38.4MHz XTAL frequency selected. (Default)
1 = 24MHz XTAL frequency selected.

GPP_J6 / CNV_RGI_DT
An external pull-up or pull-down is required.
0 = Integrated CNVI enable.
1 = Integrated CNVI disable.


GPP_J9









Functional Strap Definitions	
HDA_SDO / I2S0_TXD	
This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override).	
SMBALERT# / GPP_C2	
This signal has a weak internal pull-down. 0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.	
SML0ALERT# / GPP_C5	
This signal has a weak internal pull-down. 0 = LPC is selected (for EC). (Default) 1 = eSPI is selected (for EC).	
SML1ALERT# / PCHHOT# / GPP_B23	
This signal has an internal pull-down. 0 = Disable Intel DCI-OOB (Default) 1 = Enable Intel DCI-OOB	
SPKR / GPP_B14	
The signal has a weak internal pull-down. 0 = Disable Top Swap mode. (Default) 1 = Enable Top Swap mode.	
DG/ RTC Well Input Strap	
RSMRST# & DSW_PWROK, PCH_PWROK : PD RTCST#, SRTCST#, INTRUDER# : PU	

HM370 (UART/I2C/SPI)



msi MICRO-STAR INT'L CO.,LTD.			
Title	PCH-4/(SPI/GPIO)		
Step	Document Number	Rev	10
MS-17F6			
Date	Friday, December 25, 2020	Sheet	27 of 61

HM370 (Power)




msi

MICRO-STAR INT'L CO.,LTD.

Title			PCH-5(Power)	
Size	Custom	Document Number	MS-17F6	
Date:	Friday, December 25, 2020	Sheet	28	of 61
Rev			10	

PCH-H(GND)



MICRO-STAR INT'L CO.,LTD.

Title

PCH-6(GND)

Size

Document Number

Custom

MS-17F6

Rev

10

Date:

Friday, December 25, 2020

Sheet

29


of

61


Bobchang 20180702

17F1 LED2


CAPSLED




LED




Touch Pad Board




Finger Print




Backlight



Hall Switch




CAMERA Power




Bobchang


EMI Close Connector




ESD




eDP Connector




CPU FAN




DGPU FAN




TPM





USB3.0 CNT-1




ESD




USB Power





USB3.0 CNT-2




ESD




USB Power





USB3.0 CNT-3



ESD








USB Power






From EC(High enable)


USB 3.0 TYPE_C




Bobchang 20180613



M.2 SSD PCIEx4 /SATA




HDD




N5N-22F0401-AF2

Audio CONN


HP OUT



MIC IN




SPEAKER OUT



21K38jW2e


msi MICRO-STAR INT'L CO.,LTD.	
Title: Audio CONN	
Size: Custom	Document Number: MS-17F6
Date: Friday, December 25, 2020	Rev: 10
Sheet 41 of 61	

WLAN










Pin #	M.2 WLAN	INTEL CNVI WLAN	Pin #	M.2 WLAN	INTEL CNVI WLAN
Pin 1	GND	GND	Pin 2	3.3V	3.3V
Pin 3	USB_D+	N/C	Pin 4	3.3V	3.3V
Pin 5	USB_D-	N/C	Pin 6	LED1#	LED1#
Pin 7	GND	GND	Pin 8	Module Key	N/C
Pin 9	Module Key	WGR_D1N	Pin 10	Module Key	RF_RESET_B(1.8V)
Pin 11	Module Key	WGR_D1P	Pin 12	Module Key	N/C
Pin 13	Module Key	GND	Pin 14	Module Key	CLKREQ0(1.8V)
Pin 15	Module Key	WGR_D0N	Pin 16	LED2#	LED2#
Pin 17	N/C	WGR_D0P	Pin 18	GND	GND
Pin 19	N/C	GND	Pin 20	N/C	N/C
Pin 21	N/C	WGR_CLKN	Pin 22	N/C	BRI_RSP(1.8V)
Pin 23	N/C	WGR_CLKP	Pin 24	Module Key	Module Key
Pin 25	Module Key	Module Key	Pin 26	Module Key	Module Key
Pin 27	Module Key	Module Key	Pin 28	Module Key	Module Key
Pin 29	Module Key	Module Key	Pin 30	Module Key	Module Key
Pin 31	Module Key	Module Key	Pin 32	N/C	RGI_DT(1.8V)
Pin 33	GND	GND	Pin 34	N/C	RGI_RSP(1.8V)
Pin 35	PERP0	N/C	Pin 36	N/C	BGI_DT(1.8V)
Pin 37	PERN0	N/C	Pin 38	N/C	N/C
Pin 39	GND	GND	Pin 40	N/C	N/C
Pin 41	PETP0	N/C	Pin 42	N/C	N/C
Pin 43	PETN0	N/C	Pin 44	N/C	N/C
Pin 45	GND	GND	Pin 46	N/C	N/C
Pin 47	REFCLKP0	N/C	Pin 48	N/C	N/C
Pin 49	REFCLKN0	N/C	Pin 50	SUSCLK(32KHz)	SUSCLK(32KHz)
Pin 51	GND	GND	Pin 52	PERST0#	N/C
Pin 53	CLKREQ0#	N/C	Pin 54	BT_EN(W_DISABLE2#)	BT_EN(W_DISABLE2#)
Pin 55	PEWAKE0#	N/C	Pin 56	WLAN_EN(W_DISABLE2#)	WLAN_EN(W_DISABLE2#)
Pin 57	GND	GND	Pin 58	N/C	N/C
Pin 59	N/C	WT_D1N	Pin 60	N/C	N/C
Pin 61	N/C	WT_D1P	Pin 62	N/C	N/C
Pin 63	GND	GND	Pin 64	Resever	REFCLK0(38.4MKz)
Pin 65	N/C	WT_D0N	Pin 66	N/C	N/C
Pin 67	N/C	WT_D0P	Pin 68	N/C	N/C
Pin 69	GND	GND	Pin 70	N/C	N/C
Pin 71	N/C	WT_CLKN	Pin 72	3.3V	3.3V
Pin 73	N/C	WT_CLKP	Pin 74	3.3V	3.3V
Pin 75	GND	GND			

21K38jW2e

		MICRO-STAR INT'L CO.,LTD.	
File: WLAN			
Size	Document Number	Rev.	
Custom	MS-17F6	10	
Date: Friday, December 25, 2020			
Sheet		42	of 61

Consider VCC33 may be connected to Main Power
or chipset/BIOS's GPIO, the pull-low resistor R699
can be NC only when Main Power or chipset/BIOS's GPIO
can ensure to drive the ISOLATEB pin to a voltage
level "0.8V at the system state S3-S5".
If the ISOLATEB pin can not be well-controlled to a voltage
level "0.8V at S3-S5", the pull-low resistor R699 is
needed to make sure the LAN chip is well isolated.



REALTEK RTL8111HS

REALTEK RTL8111H

Kill E2500V2

Kill E2600

RTL8111HS

B06-08111KC-R09
X_RTL8111HS-CG

RTL8111H

B06-08111CC-R09
X_RTL8111H-CG



E2500V2

B06-E25002C-R54
X_E2500V2-CG


E2600

B06-E26000C-R54
X_E2600-CG

+2.5V_MEM




+1.2VDIMM / VDDQ_VTT(0.6V)



+1.05VSUS


Voltage = 1.05V
Current = 10A
OCP (typ1) = 13A



+3V_LCD

Pannel Device Logic Power


Voltage = 3.45V
Current = 3A
OCP (typ1) = 4.8A




	EC_PANDA_PANEL_GPOIO	EDP_VDDEN	3V_LCD_DISCHARGE
Non-Panda Panel	0	1	1
Panda Panel	1	1	1
		0	0

+1_8VSUS

Voltage = 1.8V
Current = 1A
OCP (typ1) = 2.5A







Coffee Lake H
8+2 45W
NCP81215




+VCC_CORE

OCF 175A
MAX 140A

Voltage = Dynamic voltage
IccMax= 140A/ IPL2= 86A
Loadline: 1.1mohm



+VCCGT




+VCCGT

OCp 38.4A
MAX 32A

Voltage = SVID
IccMax= 32A/ IPL2= 25A
Loadline:2.7mohm

msi MICRO-STAR INT'L CO.,LTD.	
Title CPU Power (VCCGT)	
Size Custom	Document Number MS-17F6
Date: Friday, December 25, 2020	Rev 10
Sheet 50 of 61	


+VCCSA



+VCCSA

OCV 13.3A
MAX 11.1A
Voltage = SVID
IccMax= 11.1A/ IPL2= 10A
Loadline:10.3mohm


+VCCIO



+VCCIO


Voltage = 0.95V
Current = 5.5A
OCP(typi) = 7.5A

VCCIO_EN




PEX_VDD


Voltage = 1.0V / N18P or 0.95V / GN20P
Current = 1.6A
OCP(typi) = 4.8A



1V8_AON


Voltage = 1.8V
Current = 1.7A
OCP(typi) = 4.8A





GN20 CONFIG	
PR105_GN20	PR390_GN20
<input checked="" type="checkbox"/> R11-4420T12-W08	<input checked="" type="checkbox"/> R11-2373T12-W08
PC326_GN20	PR377_GN20
<input checked="" type="checkbox"/> C11-1022012-W08	<input checked="" type="checkbox"/> R11-6340T12-W08
PR369_GN20	PR113_GN20
<input checked="" type="checkbox"/> R11-6650T12-W08	<input checked="" type="checkbox"/> R11-6650T12-W08
PC312_GN20	
<input checked="" type="checkbox"/> C11-6812812-W08	

I2C Address:
Default (0X6A)
ADRS0=1
ADRS1=0

 MICRO-STAR INT'L CO.,LTD.


Title		
DGPU POWER Current Measure		
Size	Document Number	Rev
MS-17F6		10
Date	Friday, December 25, 2020	Sheet 53 of 61

FBVDDQ

Vboot=1.25V

VID	0	1
Vout	1.2V	1.25V



OCP 40A
Peak 40A
AVG 17.2A




DGPU POWER NVVDD UP9512Q

EDP-Peak 150A
EDP-Con 45A


VBOOT:0.8V/N18P-G61-A or 0.75V /GN20P
Vmin:0.3V / Vmax:1.3V




EMI




40 OHM Single-End




80 OHM Differential




90 OHM Differential




45 OHM Single-End




85 OHM Differential




100 OHM Differential




50 OHM Single-End




DGPU Holes




CPU Holes



CPU/GPU BRACKET



SPONGE




EMI Gasket




HDD SCREW




HDD WASHER




MYLAR




M.2 SSD STAND OFF




MB STAND OFF




M.2 SSD STAND OFF




MB STAND OFF






MB STAND OFF




MB STAND OFF




MB STAND OFF




MS-16R1 Power on Block Diagram



G3 -> S0



S0 -> G3



History

DATE	PAGE	DESCRIPTION	DATE	PAGE	DESCRIPTION	DATE	PAGE	DESCRIPTION	DATE	PAGE	DESCRIPTION
2020.8.17		1.Bass on 17F6-10 2.Modify CoverSheet 3.Add GPU Sub									
2020.9.1		1.Follow Power team 8/28 mail , Modify 2. Change GPU Bracket P/N									
2020.9.14		1.Remove DMC3 2. ADD Wake Pinnt, Power, Power SW, P1t rat									